Wisdom in mind,   enthusiasm at heart.

Home Products Warranty Shop Contact Us Shipment Chinese



R-1
 
(2021 Version)


 8 group fully discrete R-2R DA modules to combine into real balanced push/pull decoders.

4 group fully discrete real balanced DSD native decoders.

Fully discrete real balanced  current transmition design.

2 pc ultra high frequency 90/98 MHz Accusilicon 318B femtosecond clocks provide synchronous clock for whole unit without PLL up-frequency .

32bit / PCM384K /DSD512 asynchronous transfer Amanero 384 apply the FPGA synchronous clock.

The whole digital circuit built with 1 pc FPGA and 5 pc CPLD programmable chipsets to separate the different configured circuits for avoid interrupt, data process in parallel mode.

Support firmware update to improve on sound quality.

All digital process mode settings accessible by buttons on front  (No need  to open the chassis).
Firmware update port accessible on rear (Update  firmware n
o need  to open the chassis).
 

       

    
Please note: The product improve cause the inside or outside change without inform .

Summarize Use Manual Specs Custom Option Shipping Cost


Custom order options:

Option 1:Custom order replace the ACSS output by RCA outputs USD5.
 


 

备案序号:粤ICP备05020367号

版权所有:          何庆华  睿志音响

Copyright(C) 2004   www.audio-gd.com    All Rights Reserved